## Claims:

- 1 1. A method of interleaving a data stream comprising:
- writing a sequence of groupings of bits from the data stream, the groupings having
- a predetermined size, from a data bus into a memory;
- applying selected groupings read from the memory to a first multiplexer (MUX);
- applying the groupings applied to the first MUX to a second MUX; and
- applying at least one grouping to the second MUX between applying groupings from
- 7 the first MUX to the second MUX.
- 1 2. The method of claim 1, wherein the memory comprises a first-in, first-out memory (FIFO).
- 1 3. The method of claim 1, wherein each of the groupings comprises a byte.
- 1 4. The method of claim 1, wherein said at least one grouping comprises bits representing a
- 2 virtual local area network (VLAN) tag.
- 1 5. The method of claim 4, wherein said at least one grouping comprises bits originating from
- 2 another data stream.
- 1 6. The method of claim 0-1, wherein writing a sequence of groupings of bits into a memory
- 2 comprises receiving a consecutive sequence of groupings of bits and writing the consecutive
- 3 sequence into the memory.
- 7. The method of claim 6, wherein receiving a consecutive sequence of groupings of bits and
- 2 writing the consecutive sequence into the memory comprises receiving bursts of data signals and
- 3 writing the received bursts of data signals to the memory.
- 1 8. The method of claim 6, wherein the bursts of data signals are provided via the data bus
- 2 from at least one burst-mode memory.
- 1 9. The method of claim 8, wherein the at least one burst mode memory comprises at least
- one burst mode dynamic random access memory (DRAM).
- 1 10. The method of claim 1, wherein applying selected groupings read from the memory to a
- first MUX comprises selecting, from the stored groupings, groupings that represent signal
- 3 information other than a virtual local area network (VLAN) tag.
- 1 11. The method of claim 1, wherein applying groupings read from memory to the first MUX
- 2 occurs a grouping at a time.
- 1 12. An integrated circuit (IC) comprising:
- a memory, a plurality of multiplexers (MUXes), and a state machine;

- 3 said memory, MUXes and state machine being coupled so that, responsive to applied
- 4 control signals, selected groupings of bits from a received bit stream are capable of being
- 5 extracted to produce another bit steam different from the received bit stream.
- 1 13. The IC of claim 12, wherein said state machine comprises a memory extraction state
- 2 machine.
- 1 14. The IC of claim 12, wherein said memory comprises a first-in, first-out memory (FIFO).
- 1 15. The IC of claim 12, wherein said memory and MUXes are further coupled so that,
- 2 responsive to additional applied control signals, at least one selected grouping from another data
- 3 stream may be inserted to produce a bit stream different from the received bit stream.
- 1 16. The IC of claim 15, wherein said memory comprises a first-in, first-out memory (FIFO), and
- 2 said state machine comprises a FIFO extraction state machine.
- 1 17. The IC of claim 15, wherein said memory is adapted to receive said received bit stream in
- 2 bursts of data signals.
- 1 18. A system comprising: a computer adapted to be coupled to an ethernet compliant
- 2 network; said computer including an integrated circuit; the integrated circuit comprising a memory,
- 3 a plurality of multiplexers (MUXes) and a state machine; said memory, MUXes, and state machine
- 4 being coupled so that, responsive to applied control signals, selected groupings of bits from a
- 5 received bit stream are capable of being extracted to produce another bit stream different from the
- 6 received bit stream.
- 1 19. The system of claim 18, wherein said memory and MUXes are further coupled, so that,
- 2 responsive to additional control signals, at least one selected grouping from another data stream
- 3 may be inserted to produce yet another bit stream different from the received bit stream.